
2006 Microchip Technology Inc.
Preliminary
DS70178C-page 213
dsPIC30F1010/202X
Table 18-3 shows the Reset conditions for the RCON
register. Since the control bits within the RCON register
are R/W, the information in the table implies that all the
bits are negated prior to the action specified in the
condition column.
TABLE 18-3:
INITIALIZATION CONDITION FOR RCON REGISTER CASE 1
conditions for the RCON register. In this case, it is not
assumed the user has set/cleared specific bits prior to
action specified in the condition column.
TABLE 18-4:
INITIALIZATION CONDITION FOR RCON REGISTER CASE 2
Condition
Program
Counter
TRAPR
IOPUWR
EXTR SWR WDTO IDLE
SLEEP
POR
Power-on Reset
0x000000
00
0
1
MCLR Reset during normal
operation
0x000000
00
1
0
Software Reset during
normal operation
0x000000
00
0
1
0
MCLR Reset during Sleep
0x000000
00
1
0
1
0
MCLR Reset during Idle
0x000000
00
1
0
1
0
WDT Time-out Reset
0x000000
00
0
1
0
WDT Wake-up
PC + 2
00
0
1
0
1
0
Interrupt Wake-up from
Sleep
PC + 2(1)
00
0
1
0
Clock Failure Trap
0x000004
00
0
Trap Reset
0x000000
10
0
Illegal Operation Trap
0x000000
01
0
Note 1:
When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.
Condition
Program
Counter
TRAPR IOPUWR EXTR SWR WDTO
IDLE
SLEEP
POR
Power-on Reset
0x000000
00
0
1
MCLR Reset during normal
operation
0x000000
uu
1
0
u
Software Reset during
normal operation
0x000000
uu
0
1
0
u
MCLR Reset during Sleep
0x000000
uu
1
u
0
1
u
MCLR Reset during Idle
0x000000
uu
1
u
0
1
0
u
WDT Time-out Reset
0x000000
uu
0
1
0
u
WDT Wake-up
PC + 2
uu
u
1
u
1
u
Interrupt Wake-up from
Sleep
PC + 2(1)
uu
u
1
u
Clock Failure Trap
0x000004
uu
u
Trap Reset
0x000000
1u
u
Illegal Operation Reset
0x000000
u1
u
Legend: u = unchanged
Note 1:
When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.